

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

**MICROELECTRONIC DEVICE FABRICATING
METHOD, INTEGRATED CIRCUIT, AND
INTERMEDIATE CONSTRUCTION**

* * * * *

INVENTOR

ALAN R. REINBERG

ATTORNEY'S DOCKET NO. MI22-1228

EL 465782877

0951634-0504
T08050-4E9F5860

1 MICROELECTRONIC DEVICE FABRICATING
2 METHOD, INTEGRATED CIRCUIT, AND
3 INTERMEDIATE CONSTRUCTION

4 TECHNICAL FIELD

5 This invention relates to methods of fabricating microelectronic
6 devices, to integrated circuits, and to intermediate constructions of
7 integrated circuits.

8
9 BACKGROUND OF THE INVENTION

10 When fabricating microelectronic devices, integrated circuits, and
11 the like, successive layers of various materials are often formed over a
12 substrate and portions of such materials are removed to yield the
13 desired device features. Generally, only the first few layers are
14 deposited on a completely planar surface. Thereafter, fabrication of
15 device features begins and successive layers are formed over features
16 and/or portions of the substrate of varying topography. Such changes
17 in topography may be referred to as steps, gaps, lines, etc. Layers of
18 material subsequently formed over such features may be said to
19 possess a horizontal portion, generally parallel to the original planar
20 substrate, and a vertical portion, generally perpendicular to the
21 original planar substrate. Anisotropic, or directional, etching of such
22 subsequent layers often is ineffective in completely removing the
23 vertical portion of such layers. Accordingly, frequently a horizontal

1 portion of a layer may be almost entirely removed while the vertical
2 portion is largely unaffected. Essentially, such processing leaves a
3 residual wall formed from the remaining vertical portion of the layer.

4 In some circumstances, the residual wall must be removed to
5 yield the desired structure. For example, when forming conductive
6 lines it is common to deposit a layer of barrier material over varying
7 topography to protect against chemical reaction or diffusion.
8 Thereafter, a layer of conductive material is formed. The two layers
9 of material are then patterned to remove unwanted portions and leave
10 behind a pattern of conductive lines comprising the barrier material
11 and the overlying conductor. Anisotropic etching is often used to
12 remove the undesired material. Unfortunately, a residual wall of one
13 or both of the two layers is often left behind as a vertical portion of
14 such layers. In this context, such residual walls may be referred to
15 as shorting stringers. Such shorting stringers extend between
16 conductive lines, resulting in electrical shorts. Accordingly, additional
17 effort may be undertaken to remove shorting stringers and to avoid
18 defects resulting therefrom.

19 In other circumstances, residual walls from a vertical portion of
20 a layer may be used to an advantage. An edge defined feature
21 (EDF) is a material that remains as a residual wall after anisotropic
22 etching. The width of an EDF may be controlled by selecting the
23 thickness of the deposited layer from which it resulted. The height

1 of an EDF may be controlled by the height of the feature over which
2 it was formed to yield the vertical portion. Accordingly, an EDF may
3 be sublithographic. The original feature on which an EDF is formed
4 may subsequently be removed to yield a freestanding EDF. The
5 original feature essentially may act as a core around which the EDF
6 is shaped and may be referred to as a mandril.

7 Despite the advantages of an EDF, there remain difficulties in
8 processing. For example, generally it is not desired that every vertical
9 portion remaining after anisotropic etching of a deposited layer
10 function as an EDF. Accordingly, a subsequent mask of intended
11 EDFs and etching of undesired vertical portions is required.

12 It would be an improvement in the art if the mask and etch
13 step required to fully define an EDF could be eliminated, simplifying
14 the formation process. It would also be an improvement to remedy
15 the problem of shorting stringers or other residual walls that remain
16 after anisotropic etching. Unless such difficulties are resolved, the
17 processing methods described above will continue to require additional
18 process steps to address such residual material.

19 20 SUMMARY OF THE INVENTION

21 In accordance with an aspect of the invention, a microelectronic
22 device fabricating method includes providing a substrate having a
23 beveled portion, forming a layer of structural material on the beveled

09851634-05001

portion, and removing some of the structural material from the beveled portion by anisotropic etching to form a device feature from the structural material. By way of example, only a portion of the structural material may be removed from the beveled portion such that a device feature is formed on the beveled portion. Such a device feature may include a pair of spaced, adjacent barrier material lines that are substantially void of residual shorting stringers extending therebetween. Also, an effective amount of the structural material may be removed from the beveled portion while remaining structural material forms an edge defined feature.

According to another aspect of the invention, an integrated circuit includes a semiconductive substrate, a layer of dielectric material over the substrate having a beveled edge, and a pair of spaced, adjacent, chemical reaction or diffusion barrier material lines. The lines extend over the beveled edge and are substantially void of residual shorting stringers.

In accordance with yet another aspect of the invention, an intermediate construction of an integrated circuit includes a semiconductive substrate and a raised mandril over the substrate. The mandril has a beveled edge and an edge substantially perpendicular to the substrate. A layer of structural material forms an edge defined feature on the perpendicular edge.

1 Other aspects of the invention may be apparent from the
2 detailed description of preferred embodiments below.

3
4 **BRIEF DESCRIPTION OF THE DRAWINGS**

5 Preferred embodiments of the invention are described below with
6 reference to the following accompanying drawings.

7 Figs. 1A-C are enlarged sectional and top views of a prior art
8 wafer portion at one processing step.

9 Fig. 2 is an enlarged top view of a prior art exposure mask
10 portion.

11 Figs. 3A-B are enlarged sectional views of the wafer portion of
12 Figs. 1A-C at a process step subsequent to that depicted in Figs. 1A-
13 C.

14 Figs. 4A-B, 5A-B, 6A-C, 7A-B, 8A-C, and 9A-B are enlarged
15 sectional and top views of the wafer portion of Figs. 3A-B, each
16 subsequently numbered set of figures being at a process step
17 subsequent to that depicted by its preceding numbered set of figures.

18 Figs. 10 and 11 are enlarged top views of exposure mask
19 portions in accordance with the invention.

20 Figs. 12A-B are enlarged sectional views of the wafer portion of
21 Figs. 1A-C at a processing step subsequent to that depicted by Figs.
22 1A-C in accordance with the invention.
23

1 Figs. 13A-B, 14A-B, 15A-C, and 16A-B are enlarged sectional
2 and top views of the wafer portion of Figs. 12A-B, each at a
3 processing step subsequent to that depicted by its preceding numbered
4 set of figures.

5 Figs. 17A-C are enlarged sectional and top views of a prior art
6 semiconductor wafer at one processing step.

7 Figs. 18A-C are enlarged sectional views of the wafer portion of
8 Figs. 17A-C at a subsequent processing step.

9 Figs. 19A-B are enlarged sectional views of a wafer portion at
10 one processing step in accordance with the invention.

11 Figs. 20A-B are enlarged sectional views of the wafer portion of
12 Figs. 19A-B at a subsequent processing step.

13
14 **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

15 This disclosure of the invention is submitted in furtherance of
16 the constitutional purposes of the U.S. Patent Laws "to promote the
17 progress of science and useful arts" (Article 1, Section 8).

18 Figs. 1A-C and 3A-B through 9A-B depict a wafer portion 10 in
19 a conventional process. Wafer portion 10 of Figs. 1A-C includes a
20 substrate 12 having a layer of an insulative material 14 formed
21 thereon and a layer of a resist 16 formed on insulative material 14.

22 In the context of this document, the term "semiconductor substrate" or
23 "semiconductive substrate" is defined to mean any construction

comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

Wafer portion 10 may be exposed to actinic radiation using an exposure mask 20 illustrated in Fig. 2. Exposure mask 20 includes a blocking shape 21 and a transparent region 23. Assuming resist 16 is a positive resist, use of exposure mask 20 will yield a wafer portion 30 illustrated in Figs. 3A-B. A resist mask pattern 36 is formed after development of exposed resist 16. Resist mask pattern 36 may then function as an etch mask such that subsequent etching will produce a wafer portion 40 of Figs. 4A-B. Etching thus forms a mandril 44a in a patterned insulative material 44. Mandril 44a may then be used to fabricate an edge defined feature (EDF).

Formation of an EDF may involve depositing a layer of a structural material 58 over patterned insulative material 44 to form a wafer portion 50 shown in Figs. 5A-B. Figs. 6A-C illustrate wafer portion 60 after anisotropic etching of wafer portion 50 to remove all but the material desired to form an edge defined feature.

Accordingly, a wafer portion 60 of Figs. 6A-C comprises residual

1 structural material 68 formed on a perpendicular portion 44b
2 surrounding mandril 44a. Because residual structural material 68
3 surrounds mandril 44a, a portion may be removed to form an EDF.
4 Removal of a portion is particularly pertinent when residual structural
5 material 68 comprises a conductive material. Otherwise, a short is
6 likely to exist within an EDF formed from conductive residual
7 structural material 68.

8 Figs. 7A-B illustrate wafer portion 70 having a resist mask
9 pattern 76 formed over patterned insulative material 44 such that a
10 portion of residual structural material 68 is exposed while other
11 portions destined to form an EDF are masked. After etching, a
12 device feature 88 is formed as part of a wafer portion 80 shown in
13 Figs. 8A-B. A wafer portion 90 illustrated in Figs. 9A-B is essentially
14 the same as wafer portion 80, except that mandril 44a has been
15 removed. Device feature 88 is left over the remaining portion of
16 patterned insulative material 44.

17 As can be seen from the above processing method, an additional
18 mask and etch step may be needed to remove undesirable portions of
19 residual structural material 68 prior to producing a desired device
20 feature 88.

21 Turning to Figs. 17A-B, a similar conventional concept may be
22 illustrated. A wafer portion 170 includes a substrate 72 shown as
23 having a perpendicular portion 172a. A layer of a structural material

1 178a is formed on substrate 172, reflecting the contour of
2 perpendicular portion 172a. A structural material 178b is also formed
3 over substrate 172 and on structural material 178a, also reflecting the
4 contour of perpendicular portion of 172a. Figs. 18A-C illustrate wafer
5 portion 170 after anisotropic etching to remove a portion of structural
6 materials 178a and 178b. As expected from anisotropic etching, wafer
7 portion 180 of Figs. 18A-C includes a residual structural material 188
8 formed on stepped portion 172a.

9 The nature of anisotropic etching often results in formation of
10 residual structural material 188. Formation of such material is
11 particularly troublesome when structural materials 178a and/or 178b
12 may be termed an etch resistant material. That is, a variety of etch
13 processes exist and selection of a particular process may be influenced
14 by a variety of factors. The etch resistance of a particular structural
15 material is only one such factor. Thus, it is conceivable that an etch
16 process will be selected that may be effective in removing certain
17 areas of structural material but will be, to some degree, ineffective in
18 removing other areas of structural material. Residual structural
19 material 188 is one such area. If structural materials 178a and/or
20 178b are conductive, then residual structural material 188 may
21 comprise a residual shorting stringer. Such residual shorting stringers
22 typically may be removed to avoid defects in a resulting device
23 feature.

1 The disadvantages of conventional processing methods discussed
2 above may be remedied by the present invention. In one aspect of
3 the present invention, a microelectronic device fabricating method
4 includes providing a substrate having at least one beveled portion.
5 Next, a layer of structural material may be formed on at least the at
6 least one beveled portion and at least a portion of the structural
7 material may be removed from the at least one beveled portion by
8 anisotropic etching. Such a method may be used to form a device
9 feature from the structural material.

10 Turning to Figs. 19A-B, a wafer portion 190 is illustrated
11 including a substrate 192 having a beveled portion 192a. Substrate
12 192 and beveled portion 192a may comprise a variety of materials and
13 structures. For example, substrate 192 may comprise a layer of
14 insulative material over a semiconductive wafer. Substrate 192 and
15 beveled portion 192a may further comprise other layers, materials, and
16 combinations thereof. Beveled portion 192a may be formed by the
17 methods comprising one of the various aspects of the present
18 invention or by other methods known to those skilled in the art now
19 or in some future time.

20 One advantage of beveled portion 192a is that structural
21 material formed thereon may be etched much more readily compared
22 to structural material formed on perpendicular portion 172a shown in
23 Figs. 17A-B and 18A-B. Accordingly, the incidence of shorting

1 stringers on beveled portion 192a may be reduced compared to the
2 incidence of shorting stringer 188 on perpendicular portion 172a. Due
3 to the nature of anisotropic etching, it is anticipated that the
4 likelihood that shorting stringers may form on beveled portion 192a
5 will decrease as the bevel of beveled portion 192a decreases.
6 Accordingly, the bevel is preferably less than or equal to about 45°.
7 That is, the angle of the bevel is preferably about 45° from horizontal
8 or less. Clearly, some advantages of the present invention may
9 nevertheless be realized even when the bevel exceeds about 45°.
10 However, for some etch processes, it may be desirable that the bevel
11 is less than or equal to about 45°.

12 Another advantage of providing beveled portion 192a is that
13 improved control of feature size may be realized. The existence of
14 residual structural material 188 on wafer portion 180 in Fig. 18A may
15 warrant extended etching to alleviate the problem of shorting stringers.
16 Extended etching can damage or distort device features formed from
17 structural materials 178a and 178b. Beveled portion 192a allows
18 structural material formed thereon to be etched more readily. Thus,
19 extended etching can be reduced without concern for shorting
20 stringers. In turn, minimizing the need for extended etching allows
21 better control of feature size and quality by reducing damage and
22 distortion of device features.
23

1 A structural material 198a of Figs. 19A-B is one example of a
2 suitable structural material. A structural material 198b is another
3 example. Such structural material may be formed directly on substrate
4 192, and beveled portion 192a, or may simply be formed over beveled
5 portion 192a. Successive layers of material formed over beveled
6 portion of 192a may generally provide at least some bevel. Ultimately
7 a bevel may be provided in an outermost layer exposed to anisotropic
8 etching as well as underlying layers. Accordingly, when substrate 192
9 comprises a layer of insulative material over a semiconductive wafer, it
10 is preferred that structural material 198a or 198b be formed over the
11 insulative material. Structural material 198a or 198b may also be
12 formed on the insulative material.

13 Because of the potentially wide application for the various
14 aspects of the present invention, the structural material may comprise
15 a variety of structures as well as a variety of materials. For example,
16 forming the structural material may comprise depositing a substantially
17 uniformly thick layer of structural material over the substrate. Figs.
18 19A-B illustrate each of structural materials 198a and 198b as such a
19 layer. Structural material 198a may comprise a chemical reaction or
20 diffusion barrier material. Such a barrier material may be conductive.
21 Such barrier materials may be used to protect underlying substrate 192
22 from chemical reaction with layers subsequently formed or from other
23 substances with which substrate 192 is exposed. Such a barrier

1 material may also prevent boron diffusion or other diffusion of
2 unwanted species from subsequently formed layers into substrate 192.
3 Structural material in 198b may comprise a conductive material used
4 to form conductive lines in an integrated circuit or other
5 microelectronic device. Barrier materials may comprise a variety of
6 metal comprising oxides or metal comprising nitrides. One common
7 example includes titanium nitride.

8 In one aspect of the present invention, the removing of
9 structural material may comprise removing only a portion of the
10 structural material from the at least one beveled portion to leave a
11 pair of spaced, adjacent structural material lines on the at least one
12 beveled portion. Turning to Figs. 20A-B, a portion of structural
13 materials 198a and 198b has been removed from substrate 192 and
14 beveled portion 192a to form a space. Accordingly, it is conceivable
15 that structural material 198a and 198b could form a pair of spaced,
16 adjacent structural material lines on beveled portion 192a.

17 Conventionally, difficulty has been encountered in forming lines
18 of chemical reaction or diffusion barrier material over lines, gaps, and
19 other topography generically represented by perpendicular portion 172a
20 of Figs. 17A-B. During anisotropic etching to form spaced, adjacent
21 barrier material lines, residual structural material 188 often remains
22 following the etch. Such residual structural material 188 thus forms
23 shorting stringers between barrier material lines. However, barrier

1 material formed on beveled portion 192a may be etched to provide a
2 device feature comprising a pair of spaced, adjacent, chemical reaction
3 or diffusion barrier material lines which are substantially void of
4 residual shorting stringers extending therebetween.

5 Fig. 20B illustrates that beveled portion 192a of substrate 192 is
6 exposed following the etch of wafer portion 190 to form wafer portion
7 200. Of course, another aspect of the present invention alternatively
8 provides that removing only a portion of the structural material from
9 beveled portion 192a by anisotropic etching may be used to form
10 other device features from the structural material on beveled portion
11 192a. Accordingly, the present invention is not limited to formation
12 of structural material lines on beveled portion 192a. The various
13 structural materials described above, including chemical reaction or
14 diffusion barrier materials, may preferably be anisotropically etched
15 after forming a resist mask pattern over the structural material and,
16 with the masked pattern in place, performing the etch.

17 In keeping with the above described methods, an integrated
18 circuit may be formed comprising a semiconductive substrate and a
19 layer of dielectric material over the substrate. The dielectric material
20 may have a base surface and a raised surface, the raised surface being
21 raised out from the base surface and having at least one beveled edge
22 and a step parallel to the base surface. A pair of spaced adjacent,
23 chemical reaction or diffusion barrier material lines are further

1 included with a portion extending over the at least one beveled edge
2 from the base surface to the step of the raised surface. The spaced
3 lines may be substantially void of residual shorting stringers extending
4 therebetween. Fig. 20A illustrates substrate 192 as having a base
5 surface 192b and a raised surface 192c. Raised surface 192c is raised
6 out from base surface 192b and includes beveled portion 192a as
7 described above. Raised surface 192c further provides a step 192d
8 parallel to base surface 192b. Structural materials 198a and 198b may
9 comprise chemical reaction or diffusion barrier material and may be
10 patterned to provide a pair of spaced, adjacent lines with a portion
11 extending over beveled portion 192a from base surface 192b to step
12 192d of raised surface 192c.

13 As illustrated in Figs. 20A-B wafer portion 200 is substantially
14 void of residual shorting stringers. The flow of current depends on
15 the cross-sectional area of a conductor carrying such current. There
16 may be some tolerance, depending on the application, for shorting
17 stringers conducting negligible amounts of current in comparison to
18 the current conducted through barrier material and/or associated
19 conductive lines.

20 Turning to Figs. 12A-12B, another aspect of the present
21 invention is illustrated. As indicated above, a variety of substrates
22 having a beveled portion may be of use in the present invention. In
23 one exemplary microelectronic device fabricating method, a resist mask

1 pattern may be formed on a substrate. The resist pattern may have at
2 least one beveled portion at an edge of at least one opening in the
3 resist pattern. The resist pattern may then be transferred to the
4 substrate to form at least one beveled portion of the substrate.
5 Subsequent processing proceeds as described earlier, forming a layer of
6 structural material on the beveled portion and removing at least a
7 portion of the structural material by anisotropic etching to form a
8 device feature.

9 Wafer portion 10 of Figs. 1A-C includes resist 16 formed over
10 insulative material 14 on substrate 12. Fig. 10 illustrates an exposure
11 mask 100 including a blocking shape 101 positioned within a
12 transparent region 103. Blocking shape 101 includes a graded portion
13 105 for exposing a resist to actinic energy providing gradated
14 exposure. That is, graded portion 105 includes alternating blocking
15 shapes and transparent regions spaced and otherwise positioned such
16 that exposure intensity is increased at the edges of blocking shape 101
17 compared to the center of blocking shape 101. The advantage of
18 blocking shape 101 is that exposure intensity to actinic radiation may
19 be gradually increased over a desired distance such that gradated
20 exposure of a resist region occurs. Fig. 11 illustrates an exposure
21 mask 110. Exposure mask 110 similarly includes blocking shape 111
22 positioned within a transparent region 113 and having a graded
23 portion 115. Although different in structure from graded portion 105,

1 graded portion 115 provides similar advantages. Alternatively, an
2 otherwise solid blocking shape (not shown) could include openings
3 formed therein of a designated size and position to accomplish similar
4 advantages. A variety of other structures, devices, and exposure
5 methods may be used to provide gradated exposure of a resist to
6 actinic energy, whether currently known to those skilled in the art or
7 later developed.

8 Exposure of resist 16 with an exposure profile similar to that
9 produced either by exposure mask 100 or 110 may produce a resist
10 mask pattern 126 of a wafer portion 120 illustrated in Figs. 12A-B.
11 Essentially, after exposure of resist 16 using an appropriate exposure
12 method, resist 16 may be developed to remove a first region, revealing
13 insulative material 14, and a portion of a second region subjected to
14 gradated exposure, without revealing the substrate. A third region is
15 left in place. Thus, resist mask pattern 126 is formed on a substrate
16 and a beveled portion 126a forms in the second region subjected to
17 gradated exposure.

18 Fig. 12B further illustrates that the exposure profile imposed on
19 resist 16 produces a perpendicular edge 126b with respect to the
20 surface of insulative material 14. Forming resist mask pattern 126
21 produces at least one beveled portion at an edge of at least one
22 opening in resist mask pattern 126. The at least one opening occurs
23 in the regions of resist removed to reveal the underlying insulative

material 14 during develop. As discussed above for beveled portion 192a, beveled portion 126a of resist mask pattern 126 preferably has a bevel of less than or equal to about 45°. Such bevel is indicated in Fig. 12A as angle 126c. Nevertheless, angle 126c may also be greater than 45° in keeping with the above discussion.

Wafer portion 120 may be subjected to further processing to transfer resist mask pattern 126 to insulative material 14 to form at least one beveled portion of insulative material 14. Transfer of a resist profile to an underlying substrate may be performed according to any suitable method known to those skilled in the art at present or later developed. In one such method, transferring the profile of resist mask pattern 126 to insulative material 14 can be accomplished by an etch process that etches both materials. Some reactive ion etch processes can be capable of such an etch. If resist mask pattern 126 and insulative material 14 are etched at approximately the same rate, then the profile produced in insulative material 14 will substantially match the profile of resist mask pattern 126. As etch selectivity to insulative material 14 increases, the effectiveness of the profile transfer tends to decrease. If an etch affects insulative material 14 exclusively, then it is unlikely that beveled portion 126a of resist mask pattern 126 will transfer to insulative material 14. Accordingly, transfer of a resist bevel to an underlying layer can be described by the expression:

$$\tan(\text{resist bevel})/\tan(\text{substrate bevel})=\text{etch rate}_{\text{resist}}/\text{etch rate}_{\text{substrate}}$$

Turning to Figs. 13A-B, a wafer portion 130 includes a patterned insulative material 134 resulting from transfer of resist mask pattern 126 to insulative material 14. Patterned insulative material 134 includes mandril 134a having a beveled portion 134b. Transferring of resist mask pattern 126 to insulative material 14 also transferred bevel portion 126a into beveled portion 134b. Beveled portion 134b has a bevel indicated in Fig. 13A by an angle 134c. Angle 134c is preferably approximately equal to 126c, however, it is acceptable that the process of transferring resist mask pattern 126 does not produce angle 134c precisely equal to angle 136C. Further, it may also be acceptable that a transfer process intentionally changes angle 134c such that it does not equal angle 126c. Angle 134c is preferably less than or equal to about 45°. Nevertheless, the advantages of the present invention may still be realized when angle 134c is greater than about 45° but less than 90°.

In one aspect of the invention, a substrate is provided with a base surface and a raised surface, the raised surface being raised out from the base surface and having at least one edge substantially perpendicular to the base surface and at least one beveled edge. In another aspect of the present invention, a raised mandril is provided over a substrate, the raised mandril being raised out from the substrate and having at least one edge substantially perpendicular to the substrate and having at least one beveled edge. Further,

1 transferring the resist pattern may form a raised mandril from the
2 substrate, the mandril having four edges including two edges
3 substantially perpendicular to a recessed portion of the substrate and
4 two beveled edges. As indicated previously, the substrate may
5 comprise a semiconductive wafer, accordingly, the perpendicular edges
6 may be substantially perpendicular to the semiconductive wafer.

7 Mandril 134a of patterned insulative material 134 provides one
8 of many possible examples of a structure within the meaning of each
9 of the above descriptions. Mandril 134a is raised out from a recessed
10 portion of patterned insulative material 134. Insulative material may
11 comprise the described substrate. Mandril 134a includes two beveled
12 portions 134b or beveled edges. Mandril 134a further includes two
13 perpendicular portions 134d or perpendicular edges. Perpendicular
14 portions 134c are perpendicular with respect to both the recessed
15 portion of patterned insulative material 134 and with the surface of
16 underlying substrate 12.

17 Turning to Figs. 14A-B, a layer of structural material is formed
18 on the at least one beveled portion of the substrate. More
19 particularly, structural material 148 is deposited in a substantially
20 uniformly thick layer over the entirety of mandril 134a, including
21 beveled portions 134b and perpendicular portions 134d. Alternatively,
22 structural material 148 may be formed on at least the at least one
23 beveled edge and the at least one perpendicular edge. The precise

1 location wherein structural material 148 is formed will depend on the
2 particular end result desired. As stated previously, structural material,
3 including structural material 148, may comprise a variety of materials
4 including conductive material, and chemical reaction or diffusion
5 barrier material, among other materials.

6 For the formation of spaced, adjacent barrier material lines, it
7 may not be necessary to form structural material 148 over
8 perpendicular portions 134d. However, other device features may take
9 advantage of perpendicular portions 134d to assist in formation of
10 such features. In Figs. 15A-C, structural material 148 of wafer
11 portion 140 in Figs. 14A-B has been anisotropically etched to remove
12 at least a portion of the structural material from the at least one
13 beveled portion and to form a device feature from the structural
14 material. More specifically, structural material 148 has been
15 anisotropically etched to remove an effective amount from patterned
16 insulative material 134 and mandril 134a, including beveled portions
17 134b. An effective amount of structural material 148 is left on
18 perpendicular portions 134d to form a device feature 158 of Fig. 16B
19 on wafer portion 160.

20 Device feature 158 may comprise an edge defined feature
21 (EDF), among other features. Such an edge defined feature may
22 comprise conductive material as well as other materials. In another
23 aspect of the invention, substantially all of structural material 148 may

1 be removed from the at least one beveled portion, but at least a
2 portion of the structural material may be left on another portion of
3 the substrate. Such other portion may include perpendicular portions
4 134d, among other portions.

5 It is an advantage of the various aspects of the invention that
6 anisotropic etching of structural material 148 removes such material
7 from beveled portions 134b of mandril 134a without additional masking
8 or etching. It is a disadvantage of conventional formation of EDFs
9 that an additional mask and etch step may be required as illustrated
10 in Figs. 7A-B and the associated text above. Once the portions of
11 structural materials 148 are removed, mandril 134a may be removed.
12 Such removal may leave patterned insulative material 134 being
13 essentially planar without any substantial patterned portions.

14 As illustrated in Figs. 16A-B, device features 158 remain after
15 removal of mandril 134a. Such edge defined features may be formed
16 by methods in accordance with the various aspects of the present
17 invention. A portion of mandril 134a may remain provided such is
18 desired and/or any residual portions of mandril 134a do not interfere
19 with later performance of device features 158. Of course, while
20 anisotropic etching may be preferred to accomplish the advantages
21 outlined above, other methods may be suitable to remove portions of
22 structural material 148 while leaving behind other portions to form
23 device feature 158 or other device features.

1 In yet another aspect of the present invention, an intermediate
2 construction of an integrated circuit includes a semiconductive
3 substrate, a raised mandril over the substrate. The raised mandril
4 may be raised out from the substrate and have at least one edge
5 substantially perpendicular to the substrate and have at least one
6 beveled edge. A layer of structural material may form an edge
7 defined feature on the at least one perpendicular edge. Further, the
8 raised mandril may comprise four edges, including two edges
9 substantially perpendicular to the substrate and two beveled edges.
10 The advantages of such an intermediate construction are set forth
11 above.

12 In compliance with the statute, the invention has been described
13 in language more or less specific as to structural and methodical
14 features. It is to be understood, however, that the invention is not
15 limited to the specific features shown and described, since the means
16 herein disclosed comprise preferred forms of putting the invention into
17 effect. The invention is, therefore, claimed in any of its forms or
18 modifications within the proper scope of the appended claims
19 appropriately interpreted in accordance with the doctrine of
20 equivalents.
21
22
23